Title :
70 input, 20 nanosecond pattern classifier
Author :
Masa, P. ; Hoen, K. ; Wallinga, H.
Author_Institution :
MESA Res. Inst., Twente Univ., Enschede, Netherlands
fDate :
27 Jun-2 Jul 1994
Abstract :
A CMOS neural network integrated circuit is discussed, which was designed for very high speed applications. This full-custom, mixed analog-digital chip implements a fully connected feedforward neural network with 70 inputs, 6 hidden layer neurons and one output neuron. The neurons perform inner product operation and have a sigmoid-like activation function. The 70 network inputs and the neural signal processing are analog, the synaptic weights are digitally programmable with 5 bit (4 bits+sign) precision. The synaptic weights are stored on on-chip static RAM cells. The combination of analog and digital techniques results in unique computing power with ease of use. Programming can easily be performed with the help of a spreadsheet or other suitable interface program from a PC. The resolution of the input signals is mainly determined by the signal to noise ratio which lies typically between 8-12 bits. Therefore the equivalent input bandwidth can be as high as 28-42 Gbits/second. The system is designed for very high speed vector classification and the feasibility of a single chip neural network photon trigger for nuclear research is shown. Because of the fully parallel architecture and the fast analog signal processing the network achieves unique computing performance and classifies up to 70 dimensional vectors within 20 nanoseconds, performing 20 billion (2×1010) multiply-and-add operations per second. The circuit occupies 10×9 mm2 silicon area with 1.5 μm CMOS process and dissipates only 1 W at 5 V supply
Keywords :
CMOS integrated circuits; SRAM chips; detector circuits; feedforward neural nets; high energy physics instrumentation computing; mixed analogue-digital integrated circuits; neural chips; neural net architecture; nuclear electronics; pattern classification; trigger circuits; very high speed integrated circuits; 1 W; 1.5 μm CMOS process; 1.5 mum; 20 ns; 28 to 42 Gbit/s; 5 V; 70 input 20 nanosecond pattern classifier; CMOS neural network integrated circuit; digitally programmable synaptic weights; fast analog signal processing; full-custom mixed analog-digital chip; fully connected feedforward neural network; fully parallel architecture; neural signal processing; nuclear research; on-chip static RAM cells; sigmoid-like activation function; single chip neural network photon trigger; very high speed vector classification; Analog computers; Analog-digital conversion; Application specific integrated circuits; CMOS integrated circuits; Digital signal processing chips; Feedforward neural networks; High speed integrated circuits; Neural networks; Neurons; Very high speed integrated circuits;
Conference_Titel :
Neural Networks, 1994. IEEE World Congress on Computational Intelligence., 1994 IEEE International Conference on
Conference_Location :
Orlando, FL
Print_ISBN :
0-7803-1901-X
DOI :
10.1109/ICNN.1994.374440