Simulation framework for multilevel power estimation and timing analysis of digital systems allowing the consideration of thermal effects

This paper presents a simulation framework that considers the self-heating of digital blocks and thus helps designers, verification engineers and test engineers to predict or detect thermally sensitive regions and possible signal integrity issues in complex digital designs.