DocumentCode
2909438
Title
Parameterized decompression hardware for a program memory compression system
Author
Saastamoinen, Piia ; Nurmi, Jari
Author_Institution
Dept. of Comput. Syst., Tampere Univ. of Technol., Tampere, Finland
fYear
2010
fDate
29-30 Sept. 2010
Firstpage
63
Lastpage
67
Abstract
Rapidly evolving markets and application demands of digital consumer electronics are pushing more functionality to software, increasing also requirements for memory capacity of systems. There have been efforts to reduce the need for memories by for example compressing the program code and thus also program memory footprint. We have previously introduced an effective code compression scheme, and in this paper, we present parameterized and flexible decompression hardware for decoding the compressed code. On-chip hardware and decoding tables, that are used to store compressed code sequences, bring only about 3% reduction to the compression ratio, which is 53% at best.
Keywords
consumer electronics; data compression; decoding; encoding; code compression scheme; compressed code decoding; digital consumer electronics; flexible decompression hardware; memory capacity; on-chip hardware; parameterized decompression hardware; program code compression; program memory compression system; program memory footprint; Clocks; Decoding; Engines; Hardware; Memory management; System-on-a-chip;
fLanguage
English
Publisher
ieee
Conference_Titel
System on Chip (SoC), 2010 International Symposium on
Conference_Location
Tampere
Print_ISBN
978-1-4244-8279-5
Type
conf
DOI
10.1109/ISSOC.2010.5625553
Filename
5625553
Link To Document