ESTATS: Embedded Systems Timing Analysis Tool Suite Prototype

This paper describes ESTATS, a tool framework designed to provide high level timing analysis of embedded systems, so that the impact of architectural features such as cache and software designs can be compared for a particular system, based on their degree of determinism. This manuscript focuses on the overall tool framework, and demonstrates its use for measurement, analysis and auditing of various cache configurations on an automotive PowerPC microprocessor.