DocumentCode
2928183
Title
Physical model of the PBTI and TDDB of la incorporated HfSiON gate dielectrics with pre-existing and stress-induced defects
Author
Sato, M. ; Umezawa, N. ; Shimokawa, J. ; Arimura, H. ; Sugino, S. ; Tachibana, A. ; Nakamura, M. ; Mise, N. ; Kamiyama, S. ; Morooka, T. ; Eimori, T. ; Shiraishi, K. ; Yamabe, K. ; Watanabe, M. ; Yamada, K. ; Aoyama, T. ; Nabatame, T. ; Nara, Y. ; Ohji, Y
Author_Institution
Semicond. Leading Edge Technol., Inc., Tsukuba
fYear
2008
fDate
15-17 Dec. 2008
Firstpage
1
Lastpage
4
Abstract
We have clarified the impact on reliability of La incorporation into the HfSiON gate dielectrics nMOSFETs (PBTI, TDDB). Although La incorporation is effective for pre-existing defect suppression, stress induced defect generation is more sensitive to stress voltage and temperature. This is caused by the elevation of the energy level of oxygen vacancy and high ionicity of La-O bond. The origin of defects is thought to be oxygen vacancy related defects, generated under positive stress and they are common to PBTI and TDDB degradation.
Keywords
MOSFET; electric breakdown; hafnium compounds; high-k dielectric thin films; lanthanum; semiconductor device reliability; silicon compounds; stress effects; HfSiON:La; PBTI; TDDB; energy level; gate dielectrics; nMOSFET; negative bias temperature instability; oxygen vacancy; pre-existing defect suppression; stress induced defect generation; stress voltage; stress-induced defects; time dependent dielectric breakdown; Acceleration; Doping; Electric breakdown; Electron traps; High K dielectric materials; High-K gate dielectrics; MOSFETs; Materials science and technology; Thermal stresses; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Electron Devices Meeting, 2008. IEDM 2008. IEEE International
Conference_Location
San Francisco, CA
ISSN
8164-2284
Print_ISBN
978-1-4244-2377-4
Electronic_ISBN
8164-2284
Type
conf
DOI
10.1109/IEDM.2008.4796629
Filename
4796629
Link To Document