Title :
A new silane-ammonia surface passivation technology for realizing inversion-type surface-channel GaAs N-MOSFET with 160 nm gate length and high-quality metal-gate/high-k dielectric stack
Author :
Chin, Hock-Chun ; Zhu, Ming ; Lee, Zhi-Chien ; Liu, Xinke ; Tan, Kian-Ming ; Lee, Hock Koon ; Shi, Luping ; Tang, Lei-Jun ; Tung, Chih-Hang ; Lo, Guo-Qiang ; Tan, Leng-Seow ; Yeo, Yee-Chia
Author_Institution :
Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore
Abstract :
We report a novel surface passivation technology employing a silane-ammonia gas mixture to realize very high quality high-k gate dielectric on GaAs. This technology eliminates the poor quality native oxide while forming an ultrathin silicon oxynitride (SiOxNy) interfacial passivation layer between the high-k dielectric and the GaAs surface. Interface state density Dit of about 1 times 1011 eV-1 cm-2 was achieved, which is the lowest reported value for a high-k dielectric formed on GaAs by CVD, ALD, or PVD techniques. This enables the formation of high quality gate stack on GaAs for high performance CMOS applications. We also realized the smallest reported (160 nm gate length) inversion-type enhancement-mode surface channel GaAs MOSFET. The surface-channel GaAs MOSFETs in this work has demonstrated one of the highest peak electron mobility of ~2100 cm2/Vmiddots. The lowest reported subthreshold swing (~100 mV/decade) for surface-channel GaAs MOSFETs was also achieved for devices with longer gate length. Extensive bias-temperature instability (BTI) characterization was performed to evaluate the reliability of the gate stack.
Keywords :
CMOS integrated circuits; III-V semiconductors; MOSFET; ammonia; electron mobility; gallium arsenide; high-k dielectric thin films; passivation; silicon compounds; GaAs; bias-temperature instability; electron mobility; high-quality metal-gate/high-k dielectric stack; inversion-type surface-channel n-MOSFET; silane-ammonia surface passivation technology; ultrathin silicon oxynitride interfacial passivation layer; CMOS technology; Dielectric substrates; Fabrication; Gallium arsenide; High-K gate dielectrics; III-V semiconductor materials; MOSFET circuits; Passivation; Surface cleaning; Vacuum systems;
Conference_Titel :
Electron Devices Meeting, 2008. IEDM 2008. IEEE International
Conference_Location :
San Francisco, CA
Print_ISBN :
978-1-4244-2377-4
Electronic_ISBN :
8164-2284
DOI :
10.1109/IEDM.2008.4796700