A new generation of DSP architectures

Today´s general purpose DSPs provide moderate performance at very low cost and low power. Circuit and architectural techniques for further reducing power in portable applications are reviewed. New applications will require very high performance at relatively low power with a much improved programming model. Recent proposals for achieving these somewhat conflicting goals are reviewed. A bus based multi-core architecture for achieving greater parallelism is also described