Title :
An FPGA implementation of a snoop cache with synchronization for a multiprocessor system-on-chip
Author :
Yamawaki, Akira ; Iwane, Masahiko
Author_Institution :
Fac. of Eng., Kyushu Inst. of Technol., Kitakyushu
Abstract :
FPGA based multiprocessor SoC (MPSoC) is an on-chip multiprocessor with fully programmable feature which can reduce development cost and achieve performance requirement. In order to provide an MPSoC with the low-overhead communication and synchronization methods, this paper attempts to introduce the TSVM (tagged shared variable memory) cache to a snooping cache on the MPSoC. The TSVM cache can improve a performance by combining communication and synchronization with the coherence maintenance. Using an FPGA, we evaluate how extending a conventional snooping cache affects circuitries and clock speed. As a result, the growth of hardware amount and the degradation of clock speed are only 5% and 2% respectively. It is also confirmed that the TSVM cache improves significantly performance and energy efficiency by stalling in synchronization.
Keywords :
cache storage; field programmable gate arrays; synchronisation; system-on-chip; FPGA; SoC; clock speed; coherence maintenance; low-overhead communication; multiprocessor system-on-chip; snoop cache; synchronization; tagged shared variable memory cache;
Conference_Titel :
Parallel and Distributed Systems, 2007 International Conference on
Conference_Location :
Hsinchu
Print_ISBN :
978-1-4244-1889-3
Electronic_ISBN :
1521-9097
DOI :
10.1109/ICPADS.2007.4447729