An ILP formulation for application mapping onto Network-on-Chips

Ever shrinking technologies in VLSI era made it possible to place several modules onto a single die. However, the need for the new communication methods has also increased dramatically since traditional bus-based systems suffer from signal propagation delays, signal integrity, and scalability. network-on-chip (NoC) is the biggest step towards the communication bottleneck of system-on-chip (SoC) architectures. In this paper, we present an integer linear programming (ILP) formulation for application mapping onto mesh based network-on-chips to minimize the energy consumption of the system. The proposed method obtains optimal or close to optimal results within the given computation time limit. We also experimentally investigate the impact of the size of the mesh architecture on the application mapping and total communication.