Design and validation of a fault-tolerant distributed clock

A robust, fault-tolerant, distributed clock has been developed by combining the best attributes of hardware and software approaches. This low-overhead clock supports an integrated fault tolerant avionics system computer in triple-modular-redundant configurations with pooled sparing. The clock algorithm and its implementation are described. The proof of a theorem which forms the major component of the clock validation is outlined