Title :
A 50 GHz VCO in 0.25 /spl mu/m CMOS
Author_Institution :
Bell Labs., Murray Hill, NJ, USA
Abstract :
Integrated VCOs with fundamental frequencies in the millimeter-wave (MM-wave) bands have thus far been realized mainly in III-V technologies and the designs are mostly waveguide or transmission-line based. As CMOS technology progresses to deep submicron, however, the possibilities of integrating next-generation broadband communication transceivers of high bit-rate on a single chip using this low-cost technology are investigated. In so doing, one of the first questions is that whether a quality signal source or, more preferably, a VCO can be designed in such a technology. This work demonstrates the feasibility of an LC-resonator based VCO in 0.25 μm CMOS for operation at 50 GHz consuming less power than its counterparts in other technologies while providing comparable phase noise and tuning performance. The technology used for the design is a 0.25 μm (minimum L/sub eff/=0.24 μm) 1-poly-5-metal digital CMOS with a modified substrate, which consists of a l0 Ωcm bulk topped with a p/sup +/ buried layer for latch-up suppression and an epi, and a thickened top metal.
Keywords :
CMOS analogue integrated circuits; circuit tuning; field effect MIMIC; integrated circuit design; integrated circuit noise; millimetre wave oscillators; phase noise; voltage-controlled oscillators; 0.25 micron; 1-poly-5-metal digital CMOS process; 50 GHz; CMOS VCO; EHF; LC-resonator based VCO; MM-wave VCO; latch-up suppression; millimeter-wave bands; modified substrate; phase noise; tuning performance; Broadband communication; CMOS technology; Frequency; III-V semiconductor materials; Millimeter wave communication; Millimeter wave technology; Signal design; Transceivers; Transmission lines; Voltage-controlled oscillators;
Conference_Titel :
Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International
Conference_Location :
San Francisco, CA, USA
Print_ISBN :
0-7803-6608-5
DOI :
10.1109/ISSCC.2001.912679