Performance driven technology mapper for FPGAs with complex logic block structures

In this work, a technology-mapping procedure for FPGAs was developed, which takes into consideration multiple objectives while focusing on delay optimization. A constructive heuristic was used to minimize circuit delay and maximize the utility of CLBs. The target architecture of this mapper is Xilinx 4000 series, and a set of MCNC benchmarks was used to test the performance