Title :
Buffer management in shared-memory time warp systems
Author :
Fujimoto, Richard M. ; Panesar, Kiran S.
Author_Institution :
Coll. of Comput., Georgia Inst. of Technol., Atlanta, GA, USA
Abstract :
Mechanisms for managing message buffers in Time Warp parallel simulations executing on cache-coherent shared-memory multiprocessors are studied. Two simple buffer management strategies called the sender pool and receiver pool mechanisms are examined with respect to their efficiency, and in particular, their interaction with multiprocessor cache-coherence protocols. Measurements of implementations on a Kendall Square Research KSR-2 machine using both synthetic workloads and benchmark applications demonstrate that sender pools offer significant performance advantages over receiver pools. However, it is also observed that both schemes, especially the sender pool mechanism, are prone to severe performance degradations due to poor locality of reference in large simulations using substantial amounts of message buffer memory. A third strategy called the partitioned buffer pool approach is proposed that exploits the advantages of sender pools, but exhibits much better locality. Measurements of this approach indicate that the partitioned pool mechanism yields substantially better performance than both the sender and receiver pool schemes for large-scale, small-granularity parallel simulation applications. The central conclusions from this study are: (1) buffer management strategies play an important role in determining the overall efficiency of multiprocessor-based parallel simulators, and (2) the partitioned buffer pool organization offers significantly better performance than the sender and receiver pool schemes. These studies demonstrate that poor performance may result if proper attention is not paid to realizing an efficient buffer management mechanism
Keywords :
buffer storage; discrete event simulation; message passing; multiprocessing programs; shared memory systems; storage management; time warp simulation; Kendall Square Research KSR-2 machine; buffer management; cache-coherent shared-memory multiprocessors; mall-granularity parallel simulation applications; message buffer memory; message buffers; multiprocessor cache-coherence protocols; multiprocessor-based parallel simulators; partitioned buffer pool approach; partitioned pool mechanism; receiver pool; sender pool; severe performance degradations; shared-memory time warp systems; Circuit simulation; Computational modeling; Concurrent computing; Degradation; Discrete event simulation; Educational institutions; Large-scale systems; Protocols; Time sharing computer systems; Time warp simulation;
Conference_Titel :
Parallel and Distributed Simulation, 1995. (PADS'95), Proceedings., Ninth Workshop on (Cat. No.95TB8096)
Conference_Location :
Lake Placid, NY
Print_ISBN :
0-8186-7120-3
DOI :
10.1109/PADS.1995.404306