DocumentCode
2992146
Title
Study on Alignment Capability and Overlay Performance in 130nm BEOL Lithography Process
Author
Yen, Lau Siau ; Said, Suhana Mohd ; Soin, Norhayati ; Ibrahim, Kader ; Sang, Ko Bong
Author_Institution
Silterra Malaysia Sdn. Bhd., Kulim
fYear
2006
fDate
Oct. 29 2006-Dec. 1 2006
Firstpage
603
Lastpage
609
Abstract
As the device becomes smaller, overlay accuracy requirement is more critical. The wafer alignment is one of the important elements that impact overlay accuracy. In this paper, an evaluation of alignment performance was performed using various alignment marks placed in the scribe-line of short-loop wafers used for SilTerra 130 nm process. The alignment capability and overlay performance were studied for trench 1 aligns to contact and vial aligns to trench 1, which follows layer-to-layer alignment scheme. A design of experiment was conducted with splits in interlayer dielectric (ILD) thickness, tungsten and copper CMP polishing time, in order to evaluate the process sensitivity of multiple alignment marks. Two different types of alignment marks were evaluated. There are scribe-line primary marks (SPM) and versatile scribe-line primary mark (VSPM). To implement this experiment, exposures were performed using a scanner with various marks and recipes. Then, overlay measurement was conducted on an off-line overlay metrology tool to evaluate the effectiveness of the alignment performance. Data taken by scanner and off-line overlay metrology tool were analysed. The comparison was done between different mark types in an attempt to find out the robust alignment strategy (mark type/color/order) covering all process variation. The results show that, all alignment marks demonstrate low sensitivity to process variation where as there are no wafers were rejected due to alignment error. Besides that, the number of gratings in mark´s subdivision for SPM and VSPM affect the signal strength.
Keywords
chemical mechanical polishing; dielectric thin films; integrated circuit technology; photolithography; BEOL lithography process; CMP polishing; IC device; SilTerra process; alignment capability; interlayer dielectric thickness; layer-to-layer alignment scheme; overlay performance; scribe-line primary marks; short-loop wafers; size 130 nm; wafer alignment; Color; Copper; Dielectrics; Gratings; Lithography; Metrology; Performance evaluation; Robustness; Scanning probe microscopy; Tungsten;
fLanguage
English
Publisher
ieee
Conference_Titel
Semiconductor Electronics, 2006. ICSE '06. IEEE International Conference on
Conference_Location
Kuala Lumpur
Print_ISBN
0-7803-9730-4
Electronic_ISBN
0-7803-9731-2
Type
conf
DOI
10.1109/SMELEC.2006.380703
Filename
4266686
Link To Document