A novel high CMRR low voltage current output stage

In this work a novel CMOS current output stage (COS) is presented whose common-mode rejection ratio is remarkably increased exploiting a novel common mode feed forward (CMFF) technique to compensate the output common mode signal. The complete stage is designed in 0.13 mum technology and simulated with ADS and Hspice. The proposed COS achieved 105 dB CMRR and 85 dB PSRR while can work under plusmn1 V power supply. Compared to the traditional COS the CMRR and PSRR improvement are higher than 50 dB and 30 dB respectively.