Clock and Data Recovery Circuit Using Digital Phase Aligner and Phase Interpolator

Clock and data recovery circuit using digital phase aligner and phase interpolator is proposed for multi-channel link applications. The proposed circuit reduces recovered clock jitter and alleviates the problem of distorted clock duty cycle. It is realized in 0.13um CMOS technology. Its power dissipation is 9.7mW at 1.2V power supply and its occupation area is 290×230um2 with multi-phase clock generation block. The experimental results show that the proposed circuit recovers 1Gb/s of 27-1 PRBS with no error.