DocumentCode :
2998990
Title :
Estimating Application Hierarchical Bandwidth Requirements Using BSP Family Models
Author :
Soviani, Adrian ; Singh, Jaswinder Pal
Author_Institution :
Dept. of Comput. Sci., Princeton Univ., Princeton, NJ, USA
fYear :
2012
fDate :
21-25 May 2012
Firstpage :
914
Lastpage :
923
Abstract :
There has been a vast amount of work to develop programming models that provide good performance across machine architectures, are easy to use, and have predictable performance. Similarly, the design and optimization of architectures to achieve optimal performance for an application class remains a challenging task. Accurate cost modeling is essential for both application development and system design. Many scientific computing codes are developed by using libraries that provide custom-built collective communication primitives. For example, the family of Bulk Synchronous Parallel (BSP) machine models provides suitable tools for analyzing such problems. However, modeling the effect of bandwidth limitations for globally unbalanced communication and estimating the hierarchical bandwidth used by applications remain key challenges. We present a hierarchical bandwidth machine model (alpha DBSP) that naturally extends the Decomposable BSP (DBSP) model by associating a bandwidth growth factor alpha to each message pattern. Algorithms executed on alpha DBSP have a runtime that is at least as good as DBSP. Hence, there are globally unbalanced problems for which alpha DBSP analysis is simpler or more accurate We present three scientific computing kernels that illustrate the differences between alpha DBSP and DBSP analysis. Similar to the BSP family models, alpha DBSP predicts collective communication execution time for a given machine. Additionally, alpha DBSP estimates the hierarchical bandwidth required by a given application. System architects may use this estimation to design machines that avoid bandwidth bottlenecks for their target application class.
Keywords :
parallel machines; BSP family model; accurate cost modeling; alpha DBSP analysis; application development; application hierarchical bandwidth requirements; bandwidth growth factor alpha; bandwidth limitation; bulk synchronous parallel machine model; collective communication execution time; custom built collective communication primitives; decomposable BSP model; hierarchical bandwidth machine model; machine architecture; predictable performance; programming model; scientific computing codes; system design; unbalanced communication; Algorithm design and analysis; Analytical models; Bandwidth; Computational modeling; Routing; Topology; Upper bound; BSP; Collective Communication; DBSP; Interconnect Topology; Performance Modeling;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2012 IEEE 26th International
Conference_Location :
Shanghai
Print_ISBN :
978-1-4673-0974-5
Type :
conf
DOI :
10.1109/IPDPSW.2012.112
Filename :
6270736
Link To Document :
بازگشت