Title :
A delay efficient robust self-timed full adder
Author :
Balasubramanian, P. ; Edwards, D.A.
Author_Institution :
Sch. of Comput. Sci., Univ. of Manchester, Oxford
Abstract :
Addition forms the basis of digital computer systems. A gate level self-timed full adder design, utilizing a pre-defined set of gates, available in a commercial synchronous standard cell library is discussed in this paper. The proposed adder satisfies Seitz´s weak-indication specifications and exhibits reduced data path delay in comparison with other existing adders, which satisfy the property of indication. In terms of power and area, it is competitive to the best of other self-timed adders.
Keywords :
adders; delays; Seitz weak-indication specifications; commercial synchronous standard cell library; data path delay; digital computer systems; gate level self-timed full adder design; Adders; Circuit synthesis; Circuit testing; Clocks; Computer science; Delay effects; Logic design; Protocols; Robustness; Software libraries;
Conference_Titel :
Design and Test Workshop, 2008. IDT 2008. 3rd International
Conference_Location :
Monastir
Print_ISBN :
978-1-4244-3479-4
Electronic_ISBN :
978-1-4244-3478-7
DOI :
10.1109/IDT.2008.4802482
