A 14 bit self-calibrating charge redistribution SAR ADC

This paper presents a charge redistribution successive approximation A/D-Converter with 14 bit resolution designed in a 0.35 µm CMOS technology. An enhanced self-calibration technique is applied to correct mismatch of the binary weighted capacitors of a fully differential ADC. In contrast to previous presented solutions, no additional digital calculation is permanently necessary during conversion. Implementation and measurement results prove the concept and show main advantages regarding circuit area, digital complexity and calibration time.