DocumentCode :
3024045
Title :
A low-power asynchronous VLSI FIR filter
Author :
Bartlett, V.A. ; Grass, E.
Author_Institution :
Dept. of Electron. Syst., Westminster Univ., London, UK
fYear :
2001
fDate :
2001
Firstpage :
29
Lastpage :
39
Abstract :
An asynchronous FIR filter, based on a single bit-plane architecture with a data-dependent, dynamic-logic implementation, is presented. Its energy consumption and sample computation delay are shown to correlate approximately linearly with the total number of ones in its coefficient-set. The proposed architecture has the property that coefficients in a sign-magnitude representation can be handled at negligible overhead which, for typical filter coefficient-sets, is shown to offer significant benefits to both energy consumption and throughput. Transistor level simulations show energy consumption to be lower than in previously reported designs
Keywords :
FIR filters; VLSI; asynchronous circuits; delays; digital filters; low-power electronics; asynchronous VLSI FIR filter; coefficient-set; dynamic-logic implementation; energy consumption; filter coefficient-sets; low-power electronics; negligible overhead; sample computation delay; sign-magnitude representation; single bit-plane architecture; throughput; transistor level simulations; CMOS logic circuits; Computer architecture; Delay; Digital signal processing; Energy consumption; Finite impulse response filter; Minimization; Samarium; Throughput; Very large scale integration;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Advanced Research in VLSI, 2001. ARVLSI 2001. Proceedings. 2001 Conference on
Conference_Location :
Salt Lake City, UT
ISSN :
1522-869X
Print_ISBN :
0-7695-1038-8
Type :
conf
DOI :
10.1109/ARVLSI.2001.915548
Filename :
915548
Link To Document :
بازگشت