DocumentCode :
3024616
Title :
Process scheduling for the parallel desktop
Author :
Frachtenberg, Eitan
Author_Institution :
Modeling, Algorithms, & Informatics Group, Los Alamos Nat. Lab., NM, USA
fYear :
2005
fDate :
7-9 Dec. 2005
Abstract :
Commodity hardware and software are growing increasingly more complex, with advances such as chip heterogeneity and specialization, deeper memory hierarchies, fine-grained power management, and most importantly, chip parallelism. Similarly, workloads are growing more concurrent and diverse. With this new complexity in hardware and software, process scheduling in the operating system (OS) becomes more challenging. Nevertheless, most commodity OS schedulers are based on design principles that are 30 years old. This disparity may soon lead to significant performance degradation. Most significantly, parallel architectures such as multicore chips require more than scalable OSs: parallel programs require parallel-aware scheduling. This paper posits that imminent changes in hardware and software warrant reevaluating the scheduler´s policies in the commodity OS. We discuss and demonstrate the main issues that the emerging parallel desktops are raising for the OS scheduler. We propose that a new approach to scheduling is required, applying and generalizing lessons from different domain-specific scheduling algorithms, and in particular, parallel job scheduling. Future architectures can also assist the OS by providing better information on process scheduling requirements.
Keywords :
operating systems (computers); parallel machines; processor scheduling; commodity OS schedulers; commodity hardware; commodity software; multicore chips; operating system; parallel architectures; parallel desktop; parallel job scheduling; parallel programs; parallel-aware scheduling; process scheduling; Degradation; Energy management; Hardware; Memory management; Multicore processing; Operating systems; Parallel architectures; Power system management; Scheduling algorithm;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Parallel Architectures,Algorithms and Networks, 2005. ISPAN 2005. Proceedings. 8th International Symposium on
ISSN :
1087-4089
Print_ISBN :
0-7695-2509-1
Type :
conf
DOI :
10.1109/ISPAN.2005.69
Filename :
1575817
Link To Document :
بازگشت