Title :
A pipelined microprocessor for logic programming languages
Author :
Nakashima, Hiroshi ; Takeda, Yasutaka ; Nakajima, Katsuto ; Andou, Hideki ; Furutani, Kiyohiro
Author_Institution :
Mitsubishi Electr. Corp., Tokyo, Japan
Abstract :
The architecture of a pipelined microprocessor for logic programming languages is presented. The microprocessor, called PU (processing unit), is also used as a key component of AI workstations. PU has the capability to execute two different logic programming languages, KL1 for PIM/m and ESP for the AI workstation. The microprocessor has very high performance, 833 KLIPS in KL1 append and 1282 KLIPS in ESP, owing to the pipelined data typing and dereference. For efficient implementation of both languages, data typing and dereference are important. For these operations, PU has mechanisms to manipulate tagged data. The hardware architecture of PU is described, focusing on its data typing and dereference mechanisms
Keywords :
logic programming; microprocessor chips; pipeline processing; 1282 KLIPS; 833 KLIPS; AI workstations; ESP; KL1; PIM/m; dereference; logic programming languages; pipelined data typing; pipelined microprocessor; tagged data; Artificial intelligence; Concurrent computing; Electrostatic precipitators; Hardware; Large-scale systems; Logic programming; Mesh networks; Microprocessors; Natural languages; Workstations;
Conference_Titel :
Computer Design: VLSI in Computers and Processors, 1990. ICCD '90. Proceedings, 1990 IEEE International Conference on
Conference_Location :
Cambridge, MA
Print_ISBN :
0-8186-2079-X
DOI :
10.1109/ICCD.1990.130252
