Outline of a fast hardware implementation of Winograd´s DFT algorithm

Winograd´s DFT algorithm is applied to the design of a fast DFT machine. The main feature of the proposed machine in comparison with alternative designs is a shift in hardware investment from computing elements to storage elements. There are indications that this could lead to significant cost reductions. A more detailed version of this paper [1] also describes a spectrum analyzer variant.