DocumentCode
3053476
Title
Study of stress effect on replacement gate technology with compressive stress liner and eSiGe for pFETs
Author
Yamakawa, S. ; Mayuzumi, S. ; Wang, J. ; Tateshita, Y. ; Wakabayashi, H. ; Ohno, T. ; Ansai, H. ; Kosemura, D. ; Takei, M. ; Ogura, A.
Author_Institution
Semicond. Technol. Dev. Div., SONY Corp., Atsugi
fYear
2008
fDate
9-11 Sept. 2008
Firstpage
109
Lastpage
112
Abstract
The stress effect at the channel region of pFETs with compressive stress liner (c-SL) and eSiGe using replacement gate technology is firstly investigated in detail based on the combination of UV-Raman spectroscopy and 3D stress simulation. The gate length effect for the channel stress is confirmed by measurement and simulation. Moreover, the Ion dependence on the channel width is also investigated. It is found that the lateral stress along the channel is enhanced at the edge beside STI, resulting in high Ion at narrow gate width region.
Keywords
Ge-Si alloys; Raman spectroscopy; field effect transistors; 3D stress simulation; SiGe; UV-Raman spectroscopy; channel region; compressive stress liner; pFET; replacement gate technology; stress effect; Capacitive sensors; Compressive stress; Hafnium oxide; High K dielectric materials; High-K gate dielectrics; Length measurement; Raman scattering; Spectroscopy; Stress measurement; Tin; Damascene-gate; Gate-last; Mobility enhancement; Raman spectroscopy; Replacement-gate; Simulation; Strain; Stress;
fLanguage
English
Publisher
ieee
Conference_Titel
Simulation of Semiconductor Processes and Devices, 2008. SISPAD 2008. International Conference on
Conference_Location
Hakone
Print_ISBN
978-1-4244-1753-7
Type
conf
DOI
10.1109/SISPAD.2008.4648249
Filename
4648249
Link To Document