Characterization of traps in scaled NMOS transistors with ultra-thin high-K dielectrics and metal gate electrodes

Oxide defects in scaled NMOS transistor with high-K gate dielectric and metal electrode have been characterized with different techniques, both at the interface and near the interface. Experiments show the trap density in high-K devices is much larger than conventional devices, which might cause serious issues in terms of device reliability.