Architecture and instruction set of a programmable LSI digital filter

This paper describes an LSI data stream processor that has been optimised for filtering algorithms. Its novel serial architecture achieves high throughput by performing many operations concurrently, and permits long data wordlengths in a compact NMOS implementation. The instruction set supports recursive and nonrecursive filters and a variety of nonlinear signal processing functions.