DocumentCode
3080228
Title
Increasing Impartiality and Robustness in High-Performance N-Way Asynchronous Arbiters
Author
Miorandi, Gabriele ; Bertozzi, Davide ; Nowick, Steven M.
Author_Institution
Univ. of Ferrara, Ferrara, Italy
fYear
2015
fDate
4-6 May 2015
Firstpage
108
Lastpage
115
Abstract
Arbiters are the most critical element to manage a shared resource. Many arbiters in the literature are asynchronous, in order to improve concurrency and make the performance independent from the working frequency of the requesting clients. However, in asynchronous designs, architectural imbalances or variability can affect impartiality, such as latency equalization and arbitration fairness. Such a problem has largely not been taken into account in previous designs and experimental results. This work aims to perform an accurate rebalancing for N-way arbiters, using a new architecture, based on a tree structure. The proposed architecture drastically mitigates various forms of impartiality, as well as enhances overall robustness. The design is also scalable and highly performance-oriented. A detailed comparison of several post-layout N-way arbiter models is included. Results show significant benefits over most critical design costs.
Keywords
asynchronous circuits; logic design; trees (mathematics); N-way asynchronous arbiters; arbitration fairness; architectural imbalances; asynchronous designs; latency equalization; shared resource; tree structure; Computer architecture; Logic gates; Microprocessors; Robustness; Synchronization; System recovery; Arbiters; Asynchronous; Tree Arbiters;
fLanguage
English
Publisher
ieee
Conference_Titel
Asynchronous Circuits and Systems (ASYNC), 2015 21st IEEE International Symposium on
Conference_Location
Mountain View, CA
ISSN
1522-8681
Type
conf
DOI
10.1109/ASYNC.2015.24
Filename
7152698
Link To Document