Title :
The safe operating volume as a general measure for the operating limits of LDMOS transistors
Author :
Ferrara, A. ; Steeneken, Peter G. ; Heringa, Anco ; Boksteen, Boni K. ; Swanenberg, M. ; Scholten, A.J. ; van Dijk, Luc ; Schmitz, Jurriaan ; Hueting, Raymond J. E.
Author_Institution :
MESA+ Inst. for Nanotechnol., Univ. of Twente, Enschede, Netherlands
Abstract :
The operating limits of a transistor are conventionally determined by characterization of the curves that form the boundary of the safe operating area (SOA) in the two-dimensional drain current-voltage Qd, Vds) plane [1, 2]. The shape of these SOA curves depends on parameters such as pulse time tpulse, ambient temperature T amb and area of the transistor A [3, 4]. Consequently, this way of characterizing the safe operating limits does not result in a single safe operating range for the transistor, but in many different curves that depend on operating conditions and transistor geometry. Besides the drain-source voltage Vds and the gate-width Wgate normalized drain current Idn (Idn - Id/Wgate), the junction temperature Tj also plays an essential role in determining the safe operating limits of a transistor with a certain cross-section. Therefore, it is proposed to extend the SOA concept by adding a temperature Tj-axis. In this way, the safe operating range can be represented by a volume in the three dimensional (ldn, Vds, Tj) space, which we define as the safe operating volume (SOV). In this work, extensive measurements of the safe operating limits of SOI LDMOS transistors are presented. Integrated temperature sensors are used to measure the junction temperature of the devices up to the edge of the operating range. By comparing measured SOV data for varying tpulse, Tamb and A for devices of identical cross-section (Figs. 2-5) it is demonstrated that the SOV is nearly independent of operating conditions and device area. This establishes the SOV as a general measure for the safe operating limits of transistors. The usefulness of the SOV concept is demonstrated by showing how conventional two-dimensional SOA curves for different operating conditions and device areas can be predicted once the SOV a- d the effective thermal impedance Zth, eff of the LDMOS transistor have been determined (Table I and Figs. 6-7).
Keywords :
MOSFET; semiconductor device measurement; silicon-on-insulator; temperature measurement; temperature sensors; LDMOS transistors; SOI LDMOS transistors; SOV data; ambient temperature; drain-source voltage; effective thermal impedance; gate-width normalized drain current; integrated temperature sensors; junction temperature measurement; pulse time; safe operating area; safe operating volume; transistor geometry; two-dimensional SOA curves; two-dimensional drain current-voltage plane; Junctions; Logic gates; Semiconductor device measurement; Semiconductor optical amplifiers; Temperature measurement; Temperature sensors; Transistors;
Conference_Titel :
Electron Devices Meeting (IEDM), 2013 IEEE International
Conference_Location :
Washington, DC
DOI :
10.1109/IEDM.2013.6724577