Title :
Parallel algorithms for minimizing multiple-valued programmable logic arrays
Author :
Tirumalai, Parthasarathy P. ; Vadakkencherry, Varadarajan G.
Author_Institution :
Hewlett-Packard Lab., Palo Alto, CA, USA
Abstract :
Two versions of a minimization algorithm for multiple-valued programmable logic arrays for shared and distributed memory multiprocessor systems are presented. Both algorithms exploit the considerable parallelism available in the minimization problem. Discussed are communication, synchronization, and load balancing issues under the two machine models. Limited access and the cost of the required computation prevented running of the two parallel algorithms on the actual machines; however, it was possible to run parallel algorithms for a different, but very similar, problem that required less computation. These results indicate that excellent speedups, in some cases superlinear (i.e, more than the number of processors), can be obtained from parallel implementations of this logic minimization algorithm
Keywords :
logic CAD; logic arrays; many-valued logics; parallel algorithms; communication; logic minimization; minimization algorithm; multiple-valued; parallel algorithms; parallelism; programmable logic arrays; synchronization; CMOS logic circuits; Concurrent computing; Costs; Logic circuits; Logic design; Logic devices; Minimization methods; Parallel algorithms; Programmable logic arrays; Programmable logic devices;
Conference_Titel :
Multiple-Valued Logic, 1991., Proceedings of the Twenty-First International Symposium on
Conference_Location :
Victoria, BC
Print_ISBN :
0-8186-2145-1
DOI :
10.1109/ISMVL.1991.130744
