A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks

The two dominant architectural choices for implementing efficient communication fabrics for SoC´s have been transaction-based buses and packet-based networks-on-chip (NoC). Both implementations have some inherent disadvantages - the former resulting from poor scalability and the transactional character of their operation, and the latter from inconsistent access times and deterioration of performance at high injection rates. In this paper, we propose a transaction-less, time-division-based bus architecture, which dynamically allocates timeslots on-the-fly - the dTDMA bus. This architecture addresses the contention issues of current bus architectures, while avoiding the multi-hop overhead of NoC´s. It is compared to traditional bus architectures and NoC´s and shown to outperform both for configurations with fewer than 10 PE´s. In order to exploit the advantages of the dTDMA bus for smaller configurations, and the scalability of NoC´s, we propose a new hybrid SoC interconnect combining the two, showing significant improvement in both latency and power consumption.