Algorithms and structures for reconfigurable multiplication units

This paper evaluates alternative multiplication algorithms and parallel multiplier structures for the design of expandable multiplication units to be incorporated into hardware components for reconfigurable computing. It shows how the well-known methodologies used for fixed-length parallel multipliers can be extended to deal with expandable units. A novel design for such units is shown to offer a significant speed advantage over existing schemes