DocumentCode
3109053
Title
Reduced switching frequency algorithm for three-level diode clamped inverter based DVR
Author
Sridhar, Karthik ; Mishra, M.K.
Author_Institution
Dept. of Electr. Eng., Indian Inst. of Technol. Madras, Chennai, India
fYear
2011
fDate
6-8 Sept. 2011
Firstpage
1
Lastpage
6
Abstract
This paper proposes an improved scheme of hysteresis voltage control for a three-level dynamic voltage restorer (DVR) application. The basic three-level hysteresis con troller offers advantages including ease of implementation and good dynamic performance, but the switching frequency is subjected to wide variation. Also, the maximum frequency may exceed tolerable limits, as the width of the voltage band becomes narrower. The improved three-level switching scheme overcomes the above drawback and results in a reduced switching frequency and lower switching losses. The suggested scheme also results in reduced stress levels on the switches. Detailed analysis and simulation study have been carried out using PSCAD software.
Keywords
diodes; invertors; voltage control; PSCAD software; reduced switching frequency algorithm; three-level DVR; three-level diode clamped inverter; three-level dynamic voltage restorer; three-level hysteresis voltage control; three-level switching scheme; Voltage sag/swell; dynamic voltage restorer (DVR); hysteresis voltage control; switching frequency; voltage source inverter (VSI);
fLanguage
English
Publisher
iet
Conference_Titel
Renewable Power Generation (RPG 2011), IET Conference on
Conference_Location
Edinburgh
Type
conf
DOI
10.1049/cp.2011.0204
Filename
6136149
Link To Document