Fast and accurate hybrid power estimation methodology for embedded systems

Nowadays, having the appropriate Electronic System Level (ESL) tools for power estimation in embedded systems is becoming mandatory. The main challenge for the design of such dedicated tools is to achieve a better trade-offs between accuracy and speed. In this paper, a new power consumption estimation methodology for embedded systems is proposed. First, the Functional Level Power Analysis (FLPA) is used to set up generic power models based on real board measurements. In the second step, a simulation framework is developed to evaluate accurately the architectural parameters of the elaborated power models. The proposed methodology has several benefits: it improves significantly the accuracy of the functional level approach and the power consumption estimation can be accomplished without a costly and complex material. In order to speed up the estimation process, our methodology refers to the selection of data pattern size and to the application sampling technique. Experimental results show that our tool achieves high simulation speed of 21 times faster with a marginal power estimation error of 1%.