Title :
Session 6: Signal processing and processor designs
Author_Institution :
IRISA, University of Rennes, France
Abstract :
This session presents several experiences in the processor design domain for signal processing. The signal processing algorithms must generally support real hard real time constraints, and in this context the execution resources need to be very efficient. Designing specific processors or specific dedicated architectures is then a good issue to ensure the performances. Several specific architectures are presented in the following papers, and the authors present the result obtained and compare them with other solutions.
Conference_Titel :
Design and Architectures for Signal and Image Processing (DASIP), 2011 Conference on
Conference_Location :
Tampere, Finland
Print_ISBN :
978-1-4577-0620-2
Electronic_ISBN :
978-1-4577-0619-6
DOI :
10.1109/DASIP.2011.6136865