Title :
Hardware design and arithmetic algorithms for a variable-precision, interval arithmetic coprocessor
Author :
Schulte, Michael J. ; Swartzlander, Earl E., Jr.
Author_Institution :
Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA
Abstract :
This paper presents the hardware design and arithmetic algorithms for a coprocessor that performs variable-precision, interval arithmetic. The coprocessor gives the programmer the ability to specify the precision of the computation, determine the accuracy of the result, and recompute inaccurate results with higher precision. Direct hardware support and efficient algorithms for variable-precision, interval arithmetic greatly improve the speed, accuracy, and reliability of numerical computations. Performance estimates indicate that the coprocessor is 200 to 1,000 times faster than a software package for variable-precision, interval arithmetic. The coprocessor can be implemented on a single chip with a cycle time that is comparable to IEEE double-precision floating point coprocessors
Keywords :
coprocessors; floating point arithmetic; IEEE double-precision floating point coprocessors; arithmetic algorithms; hardware design; interval arithmetic coprocessor; Algorithm design and analysis; Computer languages; Computerized monitoring; Coprocessors; Digital arithmetic; Floating-point arithmetic; Hardware; Packaging; Programming profession; USA Councils;
Conference_Titel :
Computer Arithmetic, 1995., Proceedings of the 12th Symposium on
Conference_Location :
Bath
Print_ISBN :
0-8186-7089-4
DOI :
10.1109/ARITH.1995.465354