DocumentCode :
3146929
Title :
A Layout Verification System for Analog Bipolar Integrated Circuits
Author :
Barke, Erich
Author_Institution :
Department of Electrical Engineering, University of Hannover, Germany FR
fYear :
1983
fDate :
27-29 June 1983
Firstpage :
353
Lastpage :
359
Abstract :
A new layout verification system, called ALAS (A Layout Analysis System) is presented. Its main intention is to tackle the particular verification problems of analog bipolar circuits. At present, the system comprises four main parts: a device recognition program produces a list of devices, a plot program converts these data to a layout-oriented circuit diagram, a connectivity analysis program yields device-oriented or net-oriented descriptions of the derived circuit and a network comparison program tests the consistency of this actual circuit with the intended nominal one. A fifth program, that will calculate the parameters of the actual circuit, is under development. To derive the actual circuit from layout ALAS uses geometrical mask data only; no additional circuit information is needed. If not available from the design system, a description of the nominal circuit may be supplied manually in a SPICE-like input format.
Keywords :
Aluminum; Bipolar integrated circuits; Circuit testing; Circuit topology; Cognition; Design automation; Integrated circuit technology; Isolation technology; System testing;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Design Automation, 1983. 20th Conference on
ISSN :
0738-100X
Print_ISBN :
0-8186-0026-8
Type :
conf
DOI :
10.1109/DAC.1983.1585673
Filename :
1585673
Link To Document :
بازگشت