ULTIMATE: A Hardware Logic Simulation Engine

The growing need for high-speed digital logic simulation is well-known and several special-purpose hardware architectures to provide this have, to date, been presented. This paper attempts to address the problems of high-speed simulation in a more systematic and detailed manner to achieve an enhanced performance from a simpler architecture. The proposed architecture is capable of providing all the facilities currently available in software logic simulators.