A block-floating-point system for multiple datapath DSP

In order to give an answer to the question of the arithmetic representation in future DSP architectures for mobile communication applications, the signal processing quality of different arithmetic representations has been studied. Based on the result, an implementation of a novel block-floating multiple datapath DSP has been developed. This implementation allows a superior signal processing performance compared to that of short-word floating-point or conventional block-floating-point