DocumentCode :
315684
Title :
An integrated design methodology for asynchronous circuit engineering
Author :
Baake, Uwe ; Ernst, Markus ; Huss, Sorin A.
Author_Institution :
Daimler-Benz AG, Stuttgart, Germany
Volume :
3
fYear :
1997
fDate :
9-12 Jun 1997
Firstpage :
1836
Abstract :
In this paper the computer-aided design flow of asynchronous interface circuits is discussed. The different steps of the complete design flow are briefly touched upon. As novel contributions, we propose a methodology, starting from a formal Petri-net based specification model that allows analysis and validation of these specifications and resulting in VHDL based netlists. Therefore we present general technology mapping methods in order to use their results for a comprehensive synthesis process. Using the presented methods and integrating them into our object oriented design environment, a complete asynchronous design flow is supported. The presented system provides links to existing state of the art asynchronous and synchronous circuit synthesis tools and implements a consistent design methodology for asynchronous circuit engineering
Keywords :
asynchronous circuits; circuit CAD; hardware description languages; logic CAD; object-oriented methods; CAD flow; GRACE; VHDL based netlists; asynchronous circuit engineering; asynchronous interface circuits; computer-aided design; formal Petri-net based specification model; integrated design methodology; object oriented design environment; synthesis process; technology mapping methods; Asynchronous circuits; Circuit synthesis; Clocks; Delay; Design engineering; Design methodology; Logic circuits; Logic design; Timing; Visualization;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on
Print_ISBN :
0-7803-3583-X
Type :
conf
DOI :
10.1109/ISCAS.1997.621505
Filename :
621505
Link To Document :
بازگشت