DocumentCode
3162199
Title
A high performance barrier synchronizer and its novel applications in highly parallel systems
Author
Ghose, Kanad ; Cheng, Der-Chung
Author_Institution
Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA
fYear
1991
fDate
2-5 Dec 1991
Firstpage
616
Lastpage
619
Abstract
Conventional approaches for implementing barrier synchronization in large scale systems result in long synchronization times due to memory and network contention. The authors present some applications of a very simple barrier hardware that allows barrier synchronizations to be performed within a few processor cycles. The low latency of this barrier synchronizer and its ability to allow dynamic participation permits several rather unconventional applications like low-latency software combining, scans and determination of extremum values in constant time. This paper presents these applications
Keywords
parallel processing; performance evaluation; synchronisation; dynamic participation; high performance barrier synchronizer; highly parallel systems; large scale systems; latency; software combining; Application software; Computer science; Delay; Hardware; Intelligent networks; Large-scale systems; Logic; Pulse generation; Signal generators; Zinc;
fLanguage
English
Publisher
ieee
Conference_Titel
Parallel and Distributed Processing, 1991. Proceedings of the Third IEEE Symposium on
Conference_Location
Dallas, TX
Print_ISBN
0-8186-2310-1
Type
conf
DOI
10.1109/SPDP.1991.218205
Filename
218205
Link To Document