Self-timed pipeline with adder

This paper describes the design of an asynchronous pipeline structure comprising a ripple carry adder and registers placed before and after the adder. A scheme was created for monitoring the ripple of the cab through the adder. This scheme provides a means of determining when the addition is complete. The design approach uses transmission gate logic throughout. Results of SPICE simulation on the various building blocks of the circuit are presented