DocumentCode :
3177854
Title :
0.45-V operating Vt-variation tolerant 9T/18T dual-port SRAM
Author :
Noguchi, Hiroki ; Okumura, Shunsuke ; Takagi, Tomoya ; Kugata, Koji ; Yoshimoto, Masahiko ; Kawaguchi, Hiroshi
Author_Institution :
Kobe Univ., Kobe, Japan
fYear :
2011
fDate :
14-16 March 2011
Firstpage :
1
Lastpage :
4
Abstract :
This paper proposes a dependable dual-port SRAM with 9T/18T bitcell structure. The proposed SRAM has two operating modes: a 9T normal mode and an 18T dependable mode. The 9T bitcell has an outside single-ended bitline as a dedicated read port along with a pair of conventional differential inside bitlines. Therefore, the 18T bitcell has two differential pairs of the outside bitlines and inside bitlines. For the dedicated read port, the 18T bitcell can exploit a differential sense amplifier operating at low voltage, but the 9T bitcell must have a single-ended readout inverter at high voltage. To achieve the 9T/18T SRAM architecture, an interleaved bitline scheme is incorporated for the dedicated read port. The 9T/18T dual-port SRAM can scale its speed, operating voltage, and power dynamically by combining two bitcells for one-bit information. We designed and fabricated the proposed SRAM using a 65-nm process. The measurement results show that the dependable read mode using the pair of the single-ended bitlines can reduce the operation voltage to 0.45 V at a frequency of 1 MHz because of the disturb-free read port, although the dependable read mode using the inside bitlines needs 0.54 V at the same frequency.
Keywords :
MOS analogue integrated circuits; MOS logic circuits; SRAM chips; differential amplifiers; invertors; memory architecture; 18T dependable mode; 9T normal mode; Vt-variation tolerant 9T/18T dual-port SRAM architecture; bitcell structure; dependable dual-port SRAM; differential sense amplifier; disturb-free read port; single-ended bitline; single-ended readout inverter; size 65 nm; voltage 0.45 V; Arrays; Layout; Random access memory; Semiconductor device measurement; Transistors; Voltage measurement; SRAM; dependability; quality of a bit;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Quality Electronic Design (ISQED), 2011 12th International Symposium on
Conference_Location :
Santa Clara, CA
ISSN :
1948-3287
Print_ISBN :
978-1-61284-913-3
Type :
conf
DOI :
10.1109/ISQED.2011.5770728
Filename :
5770728
Link To Document :
بازگشت