DocumentCode
3182622
Title
Power analysis of TH23 null conventional logic
Author
Jaiswal, Sanjay Kumar ; Verma, Kumkum ; Jain, Dheeraj ; Devi, Neeru
Author_Institution
ECE Deptt., ITM Coll. Bhilwara, Bhilwara, India
fYear
2011
fDate
11-14 Dec. 2011
Firstpage
831
Lastpage
834
Abstract
The most important logic unit in asynchronous circuit is null conventional logic unit. A new technology called semi-static threshold gate is used for realization of null conventional logic unit. In this paper TH23 NCL gate is designed in both semi-static and static style. These are implemented in tsmc 180nm process with minimum 1.8V power supply. Power analysis is performed for both type of style. From this analysis it is clear that power dissipation of semi-static style is less as compared to static style.
Keywords
asynchronous circuits; logic gates; TH23 null conventional logic unit; TSMC process; asynchronous circuit; power analysis; power dissipation; power supply; semistatic threshold gate; size 180 nm; voltage 1.8 V; Asynchronous circuits; Equations; Field programmable gate arrays; Hysteresis; Logic gates; Mathematical model; Synchronization; Delay-Insensitive Circuits; Dual-Rail Logic; Null Conventional logic (NCL); low power; threshold gate;
fLanguage
English
Publisher
ieee
Conference_Titel
Information and Communication Technologies (WICT), 2011 World Congress on
Conference_Location
Mumbai
Print_ISBN
978-1-4673-0127-5
Type
conf
DOI
10.1109/WICT.2011.6141355
Filename
6141355
Link To Document