DocumentCode
3213996
Title
Optimal bus-clamped PWM techniques for three-phase motor drives
Author
Lai, Yen-Shin ; Bowes, Sidney R.
Author_Institution
Dept. of Electr. Eng., Nat. Taipei Univ. of Technol., Taiwan
Volume
2
fYear
2004
fDate
2-6 Nov. 2004
Firstpage
1475
Abstract
This paper presents optimal bus-clamped pulse-width modulation (PWM) techniques for three-phase motor drives. The techniques are developed from the viewpoint of per-phase modulation by minimizing the switching loss factor (SLF) [H.W. van der Broeck, 1991], which reflects the inverter switching losses. It is shown that the new optimal bus-clamped PWM techniques dramatically reduce the switching losses and have the minimum switching loss factor in comparison with other existing techniques. Experimental results are presented to confirm the theoretical analysis.
Keywords
PWM invertors; motor drives; switching convertors; inverter switching losses; optimal bus-clamped PWM techniques; pulse-width modulation; switching loss factor; three-phase motor drives; Clamps; Motor drives; Performance analysis; Phase modulation; Pulse width modulation; Signal analysis; Space vector pulse width modulation; Support vector machines; Switching loss; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Industrial Electronics Society, 2004. IECON 2004. 30th Annual Conference of IEEE
Print_ISBN
0-7803-8730-9
Type
conf
DOI
10.1109/IECON.2004.1431796
Filename
1431796
Link To Document