Title :
Queue usage and memory-level parallelism sensitive scheduling
Author :
Zhanglin, Liu ; Xiaobing, Feng ; Zhaoqing, Zhang
Author_Institution :
Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing
Abstract :
In out-of-order (OOO) processors, reorder queue (ROQ) has been widely used to implement precise interruption. The full of ROQ will cause the whole processor stall, while a long latency operation, e.g. a load missed in the caches, will almost definitely cause the ROQ full. In this paper, we present a model for estimating the impact of issuing an instruction on the usage of ROQ and memory level parallelism (MLP), and incorporate these considerations in the cost model of instruction scheduling. Preliminary evaluation results are presented to demonstrate the effectiveness of our approach on reducing the time of ROQ full and improving performance
Keywords :
instruction sets; processor scheduling; queueing theory; instruction scheduling; memory-level parallelism sensitive scheduling; out-of-order processors; queue usage; reorder queue; Computers; Costs; Delay; Dynamic scheduling; Hardware; Hazards; Out of order; Parallel processing; Processor scheduling; Registers;
Conference_Titel :
High-Performance Computing in Asia-Pacific Region, 2005. Proceedings. Eighth International Conference on
Conference_Location :
Beijing
Print_ISBN :
0-7695-2486-9
DOI :
10.1109/HPCASIA.2005.82
