DocumentCode :
3235582
Title :
A functional enhancement methodology to JTAG controller in complex SOC
Author :
Jian-Min, Guo ; De-Lin, Luo
Author_Institution :
Dept. of Autom., Xiamen Univ., Xiamen, China
fYear :
2009
fDate :
25-28 July 2009
Firstpage :
1128
Lastpage :
1131
Abstract :
Based on one complex SOC chip, one functional enhancement methodology to standard IEEE P1149.1 JTAG controller is proposed in this paper. With the enhanced features, all test functions including stuck-at scan, at-speed scan, memory BIST and high-speed physical layer tests can be controlled by the JTAG controller besides traditional boundary scan tests, and further on-chip debug features are also integrated in this enhanced JTAG controller. Therefore, the chip costs can be reduced, and the software development and debug can be facilitated with the enhanced JTAG controller.
Keywords :
built-in self test; control engineering computing; system-on-chip; Joint Test Action Group; at-speed scan; complex SOC; debug; functional enhancement methodology; high-speed physical layer tests; memory BIST; on-chip debug features; software development; standard IEEE P1149.1 JTAG controller; stuck-at scan; Automatic control; Automatic testing; Built-in self-test; Circuit testing; Communication system control; Computer architecture; Design for testability; Integrated circuit testing; Logic testing; Software testing; DFT; JTAG; SOC; boudnary scan test; on-chip debug;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Computer Science & Education, 2009. ICCSE '09. 4th International Conference on
Conference_Location :
Nanning
Print_ISBN :
978-1-4244-3520-3
Electronic_ISBN :
978-1-4244-3521-0
Type :
conf
DOI :
10.1109/ICCSE.2009.5228481
Filename :
5228481
Link To Document :
بازگشت