Critical sensitivity of flash gate dimension spread on electrical performances for advanced embedded memory

In this paper a correlation between specific inline and electrical parameters has been deeply investigated. This study shows the impact of the flash gate intra-die and intra-wafer spread on the memory performances. A process recipe optimization has been evaluated to recover the effects of these variations. This optimization allows us to reduce the written threshold voltage intra-wafer spread by fifty percent.