Integrating and verifying intellectual property blocks using platform express and ModelSim

Platform-based design is a proven method for minimizing the time and risks involved in designing and verifying a system-on-chip (SoC). Our experiences in using Mentor Graphics´ platform express (PX) tool to design an SoC platform will be described in this paper. The tool allows intellectual property (IP) developers to add their IP cores and enables system designers to explore different system architectures rapidly by integrating pre-installed IP components. Thus, the designers work directly at the component level instead of the usual register-transfer description level. We have successfully added an open IP core to the PX component library and have used it in our system design. Also, since we intend to add only freely-available IP cores - or the ones that are internally generated - to expand our component library, it can be shared with anyone using platform express. This paper discusses integrating IP components to build a baseline platform for future, derivative SoC designs as well as verification for correctness using ModelSim. The complete IP integration and system design flow is outlined along with a workaround for designs involving IPs specified using both VHDL and Verilog. Pointers are also provided as recommendations for first-time users to avoid possible errors