Pipelined arrays for modular multiplication

New arrays performing the modular multiplication are presented; they operate on a bit-serial basis for both inputs and outputs. The distinctive characteristic of the arrays presented is the possibility to start a new operation, as soon as the cells in the array are no longer used for the previous one, thus allowing bit-level pipelining of the different multiplications. A first array presented has a short clock cycle and long latency, so that it is more suited for applications dealing with long blocks of data to be processed. A second one has a longer clock cycle and shorter latency, and it is more suited for repeated operation on the same block of data