DocumentCode :
3261795
Title :
A Super-bandwidth Three-stage Amplifier with Single Miller-capacitor Compensation
Author :
Liu, Yonggen ; You, Jian ; Luo, Ping ; Zhang, Bo ; Li, Zhaoji
fYear :
2007
fDate :
3-4 June 2007
Firstpage :
172
Lastpage :
176
Abstract :
A novel super-bandwidth three-stage amplifier with a new stability method are proposed in this paper. It could produce two left-half-plane zeros to compensate the two non-dominant poles and the dominant pole, which makes the amplifier had very large bandwidth and good phase margin. Moreover, only one Miller capacitor is required, and consumes not large power consumption when driving a large load capacitor. The simulation results show that for 1.5V power supply, a GBW of 22MHz, DC gain of 100 dB, PM of 62° and power dissipation of 0.708mW can be achieved for a load capacitor of 120pF and 2pF Miller compensation capacitor in 0.5¿m CMOS technology. Finally, corner analysis shows that the proposed amplifier is suitable for engineering applications.
Keywords :
Bandwidth; CMOS technology; Capacitors; Energy consumption; Gain; Poles and zeros; Power dissipation; Power engineering and energy; Power supplies; Stability; CPSZ; Large load capacitance; Three-stage amplifier; low-voltage;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Electron Devices and Semiconductor Technology, 2007. EDST 2007. Proceeding of 2007 International Workshop on
Conference_Location :
Tsinghua University
Print_ISBN :
1-4244-1098-3
Electronic_ISBN :
1-4244-1098-3
Type :
conf
DOI :
10.1109/EDST.2007.4289803
Filename :
4289803
Link To Document :
بازگشت